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[571 ABSTRACC 
A method and associated apparatus for finding the low- 
est cost path of several variable paths comprising a 
plurality of linked cost-incurring areas existing between 
an origin point and a destination point. The method 
comprises the steps of, connecting a plurality of nodes 
together in the manner of the cost-incurring areas; pro- 
gramming each node to have a cost associated there- 
with corresponding to one of the cost-incurring areas; 
injecting a signal into one of the nodes representing the 
origin point; propagating the signal through the plural- 
ity of nodes from inputs to outputs thereof; reducing the 
signal in magnitude at each node as a function of the 
respective cost of the node; and, starting at one of the 
nodes representing the destination point and following a 
path having the least reduction in magnitude of the 
signal from node to node back to the one of the nodes 
representing the origin point whereby the lowest cost 
path from the origin point to the destination point is 
found. 
21 Claims, 2 Drawing Sheets 
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NETWORK OF DEDICATED PROCESSORS FOR 
FINDING LOWEST-COST MAP PATH 
ORIGIN O N  T H E  INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 
TECHNICAL FIELD 
The invention relates to computing networks and, 
more particularly to a network comprised of VLSI 
circuit designed processing nodes configured in a net- 
work to find the lowest-cost map path in a particular 
instance by associating a traversing cost at each node 
and calculating at each node the total cost of a path 
from a particular originator node to the destination 
node. 
Specifically, the invention relates to a system for 
finding the lowest cost path of several variable paths 
comprising a plurality of linked cost-incurring areas 
existing between an origin point and a destination point 
comprising, a plurality of nodes connected together in 
the manner of the cost-incurring areas, each node being 
programmable to have a cost associated therewith cor- 
responding to one of the cost-incurring areas, each node 
having a plurality of inputs for receiving a first signal 
from ones of the nodes connected thereto and a plural- 
ity of outputs for outputting a second signal comprising 
a first signal as received at the input reduced in magni- 
tude as a function of the respective cost associated with 
the node to others of the nodes connected thereto; sig- 
nal providing means for injecting a signal into one of the 
nodes representing the origin point whereby the signal 
propagates through the plurality of nodes from the 
inputs to the outputs thereof being reduced in magni- 
tude by each node as a function of the respective the 
cost of the node; and, path tracing means for starting at 
another of the nodes representing the destination point 
and for following a path having the least reduction in 
magnitude of the signal from node to node back to the 
one of the nodes representing the origin point whereby 
the lowest cost path from the origin point to the destina- 
tion point is found. 
The preferred embodiment also includes means for 
calculating the cost associated with the lowest cost path 
as a function of the total reduction in magnitude of the 
signal between its injection at the node representing the 
origin point and its arrival at the node representing the 
destination point. Also in the preferred embodiment 
there are direction finding means connected to the in- 
puts of each node for receiving the second signal from 
ones of the nodes connected thereto and for providing 
an output indicating which of the ones of the nodes 
connected thereto is providing the second signal the 
least reduced in magnitude, and wherein the path trac- 
ing means includes means for using the output .f the 
loss of human life. The problem can be characterized as 
follows-given a map of some “space” where the space 
comprises a plurality of nodes interconnected by paths 
which can be selectively taken and wherein each of the 
5 nodes (i.e. points or areas) has associated therewith a 
cost of traversing that node; find the least cost path of 
traveling from one particular originating node to an- 
other node and find the cost of that traversing. For 
example, on a battlefield it is desired that tanks be 
lo driven from one position to another. From surveillance 
and satellite information, the difficulty of driving a tank 
across each ten foot square quadrant (Le. node) is know 
(taking into account the slope of the land, vegetation, 
lakes, etc.). From this information, as well as knowledge 
l5 of enemy positions and weapons capability, a cost func- 
tion can be calculated and assigned to each quadrant. 
The problem is to find the best route for the tank move- 
ment-in the shortest possible time. 
Solving such problems according to prior art com- 
puting techniques becomes very time intensive on serial 
computer as the number of nodes (or quadrants in the 
abovpdescribed example) increases. Heuristic means 
are usually employed to find a solution, with the conse- 
25 quent loss of guarantee that the best path will be found. 
Furthermore, a significant advantage in tactical prob- 
lems (such as the tank problem), and the like, if the 
solution can be found in real time. To illustrate this 
point, suppose the tanks as postulated above have suc- 
30 ceeded in reaching the half-way point of their journey 
when new information becomes available (such as the 
discovery of an uncharted bog in their path or a sudden 
and unexpected shift in enemy firepower). If the new 
information could be promptly incorporated into the 
35 path-finding system, a new “best path” could be deter- 
mined thus possibly saving the tanks from enemy anni- 
hilation. Certainly the tank commanders will not wish 
to wait while some behind the lines mainframe com- 
puter grinds away on the problem. They need answers 
In the prior art, this type of problem is usually formu- 
lated in a different way for computing purposes; that is, 
the nodes are commonly considered to be cost-free and 
costs are incurred at the edges, i.e. in the paths between 
45 nodes. Such an arrangement is shown in simplified form 
in FIG. 1. The nodes 10 (labelled A-G for convenience) 
are, in fact, switching points while the connecting paths 
12 are given a weighted value corresponding to the cost 
of traversing. In a digital computer implementation, this 
50 is typically accomplished with software while in an 
analog computational system the paths 12 would be 
assigned some sort of measurable electrical characteris- 
tic and the nodes 10 would actually accomplish switch- 
5 5  ing functions as the various paths were tried and mea- 
sured. Thus, in either approach, to find the costs of the 
various ways of getting from node “A” to node “G”, 
one would (either electrically or through software de- 
pending on the implementation) use some sort of path 
2o 
40 and they need them fast. 
direction finding means to trace the lowest-co-. path 60 analysis capability 14 to try the various paths by trial 
from node to node. and error to determine the cost of each and thereby the 
lowest-cost path by comparison. Obviously, such a 
serial approach is far from “real-time” and is not prone 
In the field of what could be broadly referred to as to instant reconfiguration in the event of updates to 
map or path processing, the least-cost path problem is 65 information. Such an approach is described in greater 
important in a variety of military, space, and research detail in “Mathematical Programming and Electrical 
applications. In this regard, the term “cost” can refer to Networks” by J. B. Dennjs, MIT Press 1959, a copy of 
a variety of things from actual dollars and cents to the which is filed herewith. 




STATEMENT OF T H E  INVENTION 
Accordingly, it is an object of this invention to pro- 
vide a practical solution to the lowest-cost path prob- 
lem which can provide answers on a real-time basis. 
It is another object of this invention to provide an- 
swers to the lowest-cost path problem on an instantly 
updateable basis in response to changing conditions 
affecting the answer to the problem in each instance. 
Other objects and benefits of this invention will be- 
come apparent from the detailed description which 
follows hereinafter when taken in conjunction with the 
drawing figures which accompany it. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a simplified drawing showing a prior art 
approach to solving a path cost problem. 
FIG. 2 is a simplified drawing of a system according 
to the present invention. 
FIG. 3 is a functional block diagram of one of the 
novel pixel-processors employed in the system of the 
present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The objects of the invention have been achieved by 
incurring the “costs” in each instance on the node or 
pixel level (interconnecting paths being, by definition, 
infinitely short and thereby incurring no cost in the 
problem solution); and, implementing the nodes as a 
matrix of pixel-processors 16 operating in parallel and 
fully asynchronously as depicted in FIG. 2. This archi- 
tecture has the capability of, for example, being imple- 
mented in VLSI circuity for low cost and small size-- 
which is particularly useful in battlefield and space 
applications. Each pixel-processor 16 is connected only 
to its four nearest neighbors (note that, for example, six- 
or eight-neighbor circuits may also be designed and 
implemented with the four-neighbor circuit being em- 
ployed for simplicity and convenience herein only). 
One pixel-processor 16 is designated by origin designa- 
tion circuit 42 through an associated switch 48 as the 
originator node (ORIG) and is caused to send out a 
constant maximum signal level to its four neighbors 
(designated hereinafter and in the drawings for conve- 
nience as north (N), south (S), east (E), and west (W), 
respectively. All other nodes take the maximum of the 
signal level of their four neighbors and scale that signal 
down according to the cost of traversing that node (i.e. 
pixel-processor 16) as programmed into the pixel- 
processor 16 by means of an individual associated cost 
input as indicated by the box 18. The resulting value at 
each neighbor pixel-processor 16 corresponding to the 
cost of the path from the originator pixel-processor 16 
to and through that neighbor pixel-processor 16 is, in 












of each pixel-processor 16. Tooperate the system 20 of 
FIG. 2, the costs are programmed into the matrix using 
the cost inputs 18 and the originator pixel-processor 16 
is activated. From the originator node pixel-processor 60 
16 outwards, a wavefront of processing occurs as the 
signal emanating from the originator node pixel-proces- 
sor 16 is picked up, modified, and transmitted from 
pixel-processor 16 to pixel-processor 16. After the sys- 
tem settles (in only a few moments), the signal level at 65 
each node corresponds to the total cost of the best path 
to that node from the originator. Note that the system 
will remain stable as long as no pixel-processor 16 has 
4 
gain (i.e. sends out a signal larger than the maximum 
received input). 
To find the actual best path, some means is required 
for backtracking through the intermediate node pixel- 
processors 16 in the lowest cost path from the destina- 
tion node pixel-processor 16 (DEST), whose operation 
is not unique, back to the originator pixel-processor 16. 
This can be achieved by polling the destination node 
pixel-processor 16 to determine from which of its four 
neighboring node pixel-processor 16 it is receiving the 
maximum (i.e. best path) input. The process is then 
repeated at that neighboring node pixel-processor 16 
and repeated recursively until the best path is traced 
back to the originator node pixel-processor 16. In the 
preferred embodiment, this is achieved by a digital 
processor 40 incorporated into control circuit 44, also 
containing backtracking circuit 30. 
Because of the localized connectivity of this ap- 
proach, it is eminently suitable for VLSI implementa- 
tion; however, while a standard VLSI chip can imple- 
ment thousands of such pixel-processors 16, it is ex- 
pected that a useful test path processor according to the 
present invention may require up to a million pixel- 
processors 16. Consequentiy, it may be necessary to 
implement a wafer-level best-path processor. This is 
quite feasible, of course, since the system 20 is basically 
fault-tolerant in that a few defective pixel-processors 16 
will not render results invalid. The best path determina- 
tion operates essentially in real time, although the digi- 
tally operated backtracking procedure is linearly time 
dependent upon best path lengths. As can be appreci- 
ated, however, its operation, being linear instead of 
iterative and comparative as in the prior art approaches, 
should approach real time, at least by comparison to the 
prior art alternatives. In the worst case, by employing a 
system 20 according to the present invention, the tank 
commanders in the above-mentioned example should be 
able to receive updated best path information after no 
more than a few moments of computational backtrack- 
ing. 
In the preferred embodiment, each pixel-processor 16 
has the form shown in FIG. 3. Each pixel-processor 16 
consists of a maximum circuit 22, a scaling circuit 24, a 
cost memory 26, a digital microprocessor interface cir- 
cuit 28, a maximum signal source 46, and the switch 48. 
The maximum circuit 22 takes the signals from the a 
pixel-processor’s four neighbors (Le. N,E,S, and W) and 
determines the maximum of the four signal levels. The 
maximum circuit 22 also determines the direction that 
this maximum signal comes from and provides it to the 
backtracking circuitry 30 in a manner which will be 
understood shortly. 
The scaling circuit 24 reduces the signal level by 
some function of the cost programmed into that pixel- 
processor’s cost memory 26. Scaling is performed such 
that a circuit with low traversing cost does not signifi- 
cantly attenuate the through-propagated path-cost sig- 
nal. Scaling can be multiplicative or  additive, depend- 
ing on the desired cost function. Typically, the cost 
memory 26 will be some sort of analog device. The cost 
value may be programmed in several techniques well 
known in the art and applied to neural computing net- 
works, which techniques form no part of the present 
invention per se. For example, it may be desirable to 
optically project the map onto the VLSI chip such that 
cost is encoded as light intensity and is detected by way 
of a photosepsor circuit. Conversely, costs may be pro- 
grammed pixel-processor by pixel-processor using, for 
5,072,379 
5 6 
example, capacitors to store voltages corresponding to 
the cost. These voltages may be periodically refreshed 
using external RAM memory and a digital-to-analog 
converter. 
The digital microprocessor interface circuit 28 is used 5 
by the microprocessor 40 connected thereto to program 
one pixel-processor 16 (through its switch 48) to be the 
originator and to back propagate through the lowest 
cost path by polling individual node pixel-processors 16 
to determine the direction Of maximum Signa1 input. 10 
Each digital microprocessor interface circuit 28 is indi- 
vidually addressably connected to the microprocessor 
40 contained within the control circuit 44. Also shown 
in FIG. 3, where it is designated as 32, is an addressing 
circuit by means of which each pixel-processor 16 may 15 
be individually accessed by the microprocessor 40 using 
row and column select lines 34 and 36, respectively. At 
least three bit lines 38 common to all pixel-processors 16 
and individually addressable by the microprocessor 40 
are also included, one to allow the microprocessor 40 to 20 
switch (i.e. program) the originator select switch 48, 
and two to indicate back to the microprocessor 40 the 
direction of the maximum signal during backtracking. 
As those skilled in the art will readily appreciate, addi- 
tional bit lines 38 will be required in the event that six or  25 
eight neighbor pixel-processors 16 are connected to 
each node pixel-processor 16. 
follow are directed to injecting a maximum signal at the 
origin node and having each intermediate node reduce 30 
with, as those skilled in the art will readily recognize 
and appreciate, a minimum signal could be injected to 
be increased by the cost factor. Also, the signal could be 
through each node. These various alternatives are to be 
considered within the scope and spirit of the present 
invention even though the example shown and the lan- 
guage employed may appear to be more specific to a 
particular implementation. 
Wherefore, having thus described the present inven- 
tion, what is claimed is: 
1. A system for finding the lowest 
variable paths comprising a plurality of linked cost- 
incurring areas existing between an origin point and a 45 
destination point comprising: 
a) a plurality of nodes connected together in the man- 
ner of the cost-incurring areas, each said node 
being programmable to have a cost associated 
therewith corresponding to one of the cost-incur- 50 
ring areas, each said node having a plurality of 
inputs for receiving a first signal from ones of said 
nodes connected thereto and a plurality of outputs 
for outputting a second signal comprising a said 
first signal as received at said input reduced in 55 
magnitude as a function of the respective said Cost 
associated with the node to others of said nodes 
connected thereto; 
b) signal providing means for injecting a signal into 
one of said nodes representing the origin point 60 
whereby said signal propagates through said plu- 
rality of nodes from said inputs to said outputs 
thereof being reduced in magnitude by each said 
node as a function of the respective said cost of the 
node; and, 
c) path tracing means for starting at another of said 
nodes representing the destination point and for 
following a path having the least reduction in mag- 
nitude of said signal from node to node back to said 
one of said nodes representing the origin point 
whereby the lowest cost path from the origin point 
to the destination point is found. 
2. The system for finding the lowest cost path of 
claim 1 and additionally comprising: 
means for calculating the cost associated with said 
lowest cost as a function of the total reduction in 
magnitude of said signal between its injection at 
said one of said nodes representing the origin point 
and its arrival at said another of said nodes repre- 
senting the destination point. 
path of 
claim 1 and additionally comprising: 
connected to said inputs of 
each said node for receiving said second signal 
from ones of said nodes connected thereto and for 
providing an output indicating which of said ones 
of said nodes connected thereto is providing the 
said second signal the least reduced in magnitude; 
and wherein, 
for using 
said output of said direction finding means to trace 
the lowest cost path from node to node. 
4. The system for finding the lowest cost path of 
3. The system for finding the lowest 
a) direction finding 
b) said path tracing includes 
claim 3 wherein: 
While the foregoing description and the claims that a) said path tracing and said providing 
means include a microprocessor; and each said 
node 
the signal on the basis of the “cost” associated there- b, a Source Of said to be injected: 
c) switch means for selectively connecting said out- 
puts of said node to said source of said signal to be 
injected; and, 
switching said switch means of a node to connect 
said outputs of said node to said source of said 
signal to be injected in response to a signal from 
said microprocessor to do so and for providing said 
output of said direction finding means to said mi- 
croprocessor. 
5. The system for finding the lowest cost path of 
claim 4 and additionally comprising at each said node: 
a) Programmable cost memory n ~ a n S  for changeably 
holding said cost associated with the node; 
b) said direction finding means further including 
means for including in said output thereof a maxi- 
mum signal which is the said second signal as re- 
ceived at said inputs thereof which is the least 
reduced in magnitude; 
C) scale by COSt means for receiving said maximum 
signal, for reducing it by a function of said cost in 
said cost memory means, and for providing an 
adjusted maximum signal at an output thereof; and 
wherein, 
d) said switch means includes means for selectively 
connecting said outputs of said node to said output 
of said scale by cost means; and, 
e) said microprocessor interface means includes 
means for switching said switch means of a node to 
connect said outputs of said node to said output of 
said scale by cost means when not connected to 
said source of said signal to be injected. 
6. The system for finding the lowest cost path of 
65 claim 5 and additionally comprising at each said node: 
addressing means for allowing said microprocessor to 
individually address each said node on a row and 
column basis. 






7. In a system for finding the lowest cost path of 
several variable paths comprising a plurality of linked 
cost-incurring nodes existing between an origin point 
and a destination point, the improvement comprising: 
a) each node including programmable cost memory 5 
means for holding a cost associated with traversing 
the node, each node further having a plurality of 
inputs for receiving a first signal from ones of the 
nodes connected thereto and a plurality of outputs 
for outputting a second signal comprising a said 10 
first signal as received at said input reduced in 
magnitude as a function of the respective said cost 
from said cost memory means to other nodes con- 
nected thereto; 
b) signal providing means for injecting a signal into 15 
one of the nodes representing the origin point 
mum signal which is the said second signal as re- 
ceived at said inputs thereof which is the least 
reduced in magnitude; 
b) scale by cost means for receiving said maximum 
signal, for reducing it by a function of said cost in 
said cost memory means, and for providing an 
adjusted maximum signal at an output thereof; and 
wherein, 
C) said switch means includes means for selectively 
connecting said outputs of the node to said output 
of said scale by cost means; and, 
d) said microprocessor interface includes 
means for switching said switch means of a node to 
connect said outputs of the node to said output of 
=id when not connected to 
said source of said signal to be injected. 
by cost 
whereby said signal propagates through the plural- 
ity Of nodes from said inputs to said outputs thereof 
12. The improvement to a system for finding the 
lowa t  cost path of claim 11 and additionally compris- 
being reduced in magnitude by each node as a 
function of the respective said cost of the node; 20 for allowing said microproc~sor to 
individually address each node on a row and col- and, 
umn basis. c) path tracing means for starting at another node representing the destination point and for follow- path of ing a path having the least reduction in magnitude several variable paths comprising a plurality of linked 
cost-incurring nodes existing between an origin point of said signal from node to node back to the node 25 representing the origin point whereby the lowest and a destination point by injecting a signal into one of cost path from the origin point to the destination the nodes and tracing it back along a least cost path point is found. 
8. The improvement to a system for finding the low- from another of the nodes using a microprocessor and 
associated with aid resenting the destination point and for following a path 
lowest as a function of the total reduction in having the least reduction in magnitude of said signal 
magnitude of said signal between its injection at from node to node back to the node representing the 
one node representing the origin and its ar- origin point and means for calculating the cost associ- 
rival at another node representing the destination 35 ated with said lowest cost as a function of the total 
point. reduction in magnitude of said signal between its injec- 
tion at one node and its arrival at another node repre- 
senting the destination point, the nodes each compris- 
ing: 
a) Programmable Cost memory means for holding a 
cost associated with traversing the node; 
b) a plurality of inputs for receiving a first signal from 
others of the nodes connected thereto and a plural- 
ity of outputs for outputting a second signal com- 
PrisiW a said first signal as received at said input 
reduced in magnitude as a function of the respec- 
tive said cost from said cost memory means to still 
others of the nodes connected thereto; 
b) signal providing means for injecting a signal into 
one of the nodes representing the origin Point 
whereby said signal propagates through the plural- 
ity of nodes from said inputs to said outputs thereof 
being reduced in magnitude by each node as a 
function of the respective said cost of the node; 
puts of the node to said source of said signal to be 55 C) direction finding means connected to said inputs of 
injected; and, each node for receiving said second signal from 
d) microprocessor interface means connected for nodes connected thereto and for providing an out- 
switching said switch means of a node to connect put indicating which of the nodes connected 
said outputs of the node to said source of said signal thereto is providing the said second signal the least 
to be injected in response to a signal from said 60 reduced in magnitude; and, 
microprocessor to do so and for providing said d) the path tracing means includes means for using 
output of said direction finding means to said mi- said output of said direction finding means to trace 
croprocessor. the lowest cost path from node to node. 
11. The improvement to a system for finding the 14. The nodes for use in a system for finding the 
lowest cost path of claim 10 and additionally compris- 65 lowest cost path of claim 13 wherein the path tracing 
ing at each node: means and the signal providing means include a micro- 
processor and each node additionally includes: 
ing at each node: 
addressing 
In a system for finding the lowest 
est Cost path of claim 7 and additionally comprising: 30 path tracing for starting at a node rep- 
for calculating the 
9. The improvement to a system for finding the low- 
a) direction finding means connected to said inputs of 
each node for receiving said second signal from 40 
nodes connected thereto and for providing an out- 
put indicating which of the nodes connected 
thereto is providing the said second signal the least 
reduced in magnitude; and wherein, 
b) said path tracing means includes means for using 45 
said output of said direction finding means to trace 
the lowest cost path from node to node. 
10. The improvement to a system for finding the 
a) said path tracing means and said signal providing 5 0  
means include a microprocessor; and each node 
includes, 
. 
est cost path of claim 7 and additionally comprising: 
lowest cost path of claim 9 wherein: 
b) a source of said signal to be injected; 
c) switch means for selectively connecting said out- 
a) said direction finding means further including 
means for including in said output thereof a maxi- a) a source of said signal to be injected; 
5,072,379 
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b) switch means for selectively connecting said out- node back to the one of the nodes representing the 
puts of the node to said source of said signal to be origin point whereby the lowest cost path from the 
injected; and, origin point to the destination point is found. 
c) microprocessor interface means connected for 18. The method for finding the lowest cost path of 
switching said switch means of a node to connect 5 claim 17 and additionally comprising the step of: 
said outputs of the node to said source of said signal calculating the actual cost associated with the lowest 
to be injected in response to a signal from said cost path as a function of the total reduction in 
microprocessor to do so and for providing said magnitude of the signal between its injection at the 
output of said direction finding means to said mi- node representing the origin point and its arrival at 
croprocessor. 10 the node representing the destination point. 
15. The nodes for use in a system for finding the 19. The method for finding the lowest cost path of 
lowest cost path of claim 14 and additionally compris- claim 17 and at each node additionally comprising the 
ing at each node: steps of: 
a) said direction finding means further including a) receiving the signal from ones of the nodes con- 
means for including in said output thereof a maxi- 15 nected thereto; 
mum signal which is the said second signal as re- b) providing an output indicating which of the ones 
ceived at said inputs thereof which is the least of the nodes connected thereto is providing the 
reduced in magnitude; signal the least reduced in magnitude; and wherein, 
b) scale by cost means for receiving said maximum c) said step of following a path having the least reduc- 
signal, for reducing it by a function of said cost in 20 tion in magnitude of the signal from node to node 
said cost memory means, and for providing an includes the step of using the output indicating 
adjusted maximum signal at an output thereof; and which of the ones of the nodes connected thereto is 
wherein, providing the signal the least reduced in magnitude 
c) said switch means includes means for selectively to trace the lowest cost path from node to node. 
connecting said outputs of the node to said output 25 20. The method for finding the lowest cost path of 
of said scale by cost means; and, claim 19 wherein each node includes a source of the 
d) said microprocessor interface means includes signal to be injected and switch means for selectively 
means for switching said switch means of a node to connecting outputs of the node to the source of the 
connect said outputs of the node to said output of signal to be injected and at each node additionally in- 
said scale by cost means when not connected to 30 cluding the steps of: 
said source of said signal to be injected. a) switching the switch means of the node to connect 
the outputs of the node to the source of the signal 
to be injected in response to a signal from a micro- 
processor to do so; and, 
addressing means for allowing the microprocessor to 35 b) providing the output indicating which of the ones 
individually address each node on a row and col- of the nodes connected thereto is providing the 
umn basis. signal the least reduced in magnitude to the micro- 
17. A method for finding the lowest cost path of processor. 
several variable paths comprising a plurality of linked 21. The method for finding the lowest cost path of 
cost-incurring areas existing between an origin point 40 claim 20 and additionally at each the node comprising 
and a destination point on close to a real time basis 
comprising the steps of: a) providing programmable cost memory means for 
a) connecting a plurality of nodes together in the changeably holding the cost associated with the 
manner of the cost-incurring areas; node; 
b) programming each node to have a cost associated 45 b) finding a maximum signal which is the signal as 
therewith corresponding to one of the cost-incur- received at inputs thereof which is the least re- 
ring areas; duced in magnitude; 
c) injecting a signal into one of the nodes representing c) reducing the maximum signal by a function of the 
the origin point; cost in the cost memory means; 
d) propagating the signal through the plurality of 50 d) providing an adjusted maximum signal as an output 
nodes from inputs to outputs thereof; thereof; and, 
e) reducing the signal in magnitude at each node as a e) switching the switch means of a node to connect 
function of the respective cost of the node; and, the outputs of the node to the output providing the 
f) starting at one of the nodes representing the desti- adjusted maximum signal when not connected to 
nation point and following a path having the least 55 the source of the signal to be injected. 
reduction in magnitude of the signal from node to 
16. The nodes for  use in a system for finding the 
lowest cost path of claim 15 and additionally compris- 
ing at each node: 
the steps of: 
* * * * *  
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